Ramón
Doallo Biempica
Catedrático de Universidad
Universidad de Málaga
Málaga, EspañaPublicaciones en colaboración con investigadores/as de Universidad de Málaga (13)
2014
-
Multicore cache hierarchies: Design and programmability issues
Concurrency and Computation: Practice and Experience
2013
-
A multi-GPU shallow-water simulation with transport of contaminants
Concurrency Computation Practice and Experience
2004
-
A compiler tool to predict memory hierarchy performance of scientific codes
Parallel Computing, Vol. 30, Núm. 2, pp. 225-248
2003
-
Probabilistic miss equations: Evaluating memory hierarchy performance
IEEE Transactions on Computers, Vol. 52, Núm. 3, pp. 321-336
1999
-
Direct mapped cache performance modeling for sparse matrix operations
Proceedings of the 7th Euromicro Workshop on Parallel and Distributed Processing, PDP 1999
-
HPF-2 support for dynamic sparse computations
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
-
Set associative cache behavior optimization
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
1998
-
Cache misses prediction for high performance sparse algorithms
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
-
Cache probabilistic modeling for basic sparse algebra kernels involving matrices with a non-uniform distribution
Proceedings - 24th EUROMICRO Conference, EURMIC 1998
-
Modeling set associative caches behavior for irregular computations
Performance Evaluation Review, Vol. 26, Núm. 1, pp. 192-201
1997
-
High-performance VLSI architecture for the viterbi algorithm
IEEE Transactions on Communications, Vol. 45, Núm. 2, pp. 168-176
1996
-
Parallel sparse modified gram-schmidt QR decomposition
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
1994
-
Parallel Architecture for Fast Transforms with Trigonometric Kernel
IEEE Transactions on Parallel and Distributed Systems, Vol. 5, Núm. 10, pp. 1091-1099