200 MBIT/S 4-symbol arithmetic encoder architecture for embedded zero tree-based compression
- Osorio, R.R.
- Vanhoof, B.
Proceedings:
IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation
Year of publication: 2001
Pages: 397-405
Type: Conference paper