Transaction level and RTL modeling of an architecture for network data compression within ethernet switches in large file transfer scenarios
Actas:
2016 Conference on Design of Circuits and Integrated Systems, DCIS 2016 - Proceedings
ISBN: 9781509045655
Ano de publicación: 2016
Páxinas: 97-102
Tipo: Achega congreso
