Transaction level and RTL modeling of an architecture for network data compression within ethernet switches in large file transfer scenarios
Proceedings:
2016 Conference on Design of Circuits and Integrated Systems, DCIS 2016 - Proceedings
ISBN: 9781509045655
Year of publication: 2016
Pages: 97-102
Type: Conference paper
